


DMA controller: (IC 8237)

Direct Memory Access is fastest among all the modes of data transfer. Without any interferences transfers data directly to / from memory. It supports 4 DMA channels i.e., 4 peripheral devices

Fig: Block diagram of 8237



Data bus buffer:

8-bit bidirectional buffer. Slave mode, it transfers data between μp and internal data bus. Master mode, the output $A_8 - A_{15}$ bits of memory address on data lines.

Read/write control logic:

It contains read/write operation.

Register organization:


i) Current address register: 4 DMA channel has 16-bit current address register. It holds current memory address.

ii) Current word count register: 16-bit register used to hold number of bytes to be transferred.

iii) Base address register: 16-bit register holds initial address of current data transfer.

iv) Base word count register: 16-bit register holds initial word count of current data transfer.

v) Command Register:



D0 - '1' memory to memory enable.

D1 - '1' channel 0 address hold enable.


D2 - '1' controller enable bit is set.

D3 - '1' compressed timing (or) normal timing selected.

D4 - '1' rotating priority selected.

D5 - '1' write

vi) Mode set register:



- Auto Initialize Enable
- Address Decrement select
- Control select
- 00 - demand mode select
 - 01 - single mode select
 - 10 - Block mode select
 - 11 - cascade mode select
 - 00 - verify transfer
 - 01 - write transfer
 - 10 - Read transfer
 - 11 - illegal
 - 00 control 0 select
 - 01 control 1 select
 - 10 control 2 select
 - 11 control 3 select

Single mode:

Only one byte is transferred per request.

Burst mode:

The operation of μp temporarily suspended. DMA controller sends HOLD signal to μp . μp suspended its operation & send HLDA. The DMA controller takes control of buses, transfer data b/w I/O devices & μp is visible mode.

Block mode:

Block of data transferred until TC (Timing Control) reached 0.

Demand mode:

This is similar to block mode.

Cascade mode:



More than one 8237 connected together to provide 4 DMA channels.

Memory to memory transfer mode:

Temporary register used

vii) Request Register;

Each channel has a request.




1 - set request bit
0 - reset request bit

D3 - D7 don't care.

D1	D0	
0	0	channel 0 has requested register
0	1	channel 1 "
1	0	channel 2 "
1	1	channel 3 "

viii) Mask Register;





0 - clear Mask bit

↓

00	channel 0 selected
01	channel 1 "
10	channel 2 "
11	channel 3 "

ix) Status Register;




Priorities of DMA request: It has 2 priority schemes.

- 1) Fixed priority
- 2) Rotating priority.

In fixed priority, each device connected to channel is fixed. DRQ₀ has lowest priority followed by DRQ₂ + DRQ₁, with next higher priorities while DRQ₃ has highest priority.


In rotating priority, channels are not fixed.



DMA transfer + operations:

- 1) DMA verification
 - 2) write operation
 - 3) Read operation
- A single byte transfer using 8237 requested by I/O device using DRQ inputs.
 - HLDA signal received by DMA controller that indicates available for data transfer.
 - DRACK line of the channel is pulled down.
 - DMA controller generates read & write commands
 - If more than one channel request service simultaneously transfer will occur as burst transfer.
 - The burst transfer may be interrupted by external device by pulling down HLDA line.

Fig: Pin diagram of 8237



HRQ - Hold request

CS - chip select

MEMR - memory read output

MEMW - memory write output

TC - Terminal count

ADSTB - Address Strobe

AEN - Address Enable

EOP - End of operation